

Silicon NPN Power Transistors

2SD1554

DESCRIPTION


- With TO-3P(H)IS package
- Built-in damper diode
- High voltage ,high speed
- Low collector saturation voltage

APPLICATIONS

- For color TV horizontal output applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector
3	Emitter



Absolute maximum ratings (Ta=25)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	1500	V
V_{CEO}	Collector-emitter voltage	Open base	600	V
V_{EBO}	Emitter-base voltage	Open collector	5	V
I_C	Collector current		3.5	A
I_B	Base current		1	A
P_C	Collector power dissipation	$T_C=25$	40	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-55~150	

Silicon NPN Power Transistors

2SD1554

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =0.2A, I _C =0	5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =3A; I _B =0.8A		5.0	8.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =3A; I _B =0.8A			1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =500V; I _E =0			10	μA
h _{FE}	DC current gain	I _C =0.5A; V _{CE} =5V	8			
f _T	Transition frequency	I _C =0.1A; V _{CE} =10V		3		MHz
C _{OB}	Collector output capacitance	I _E =0; V _{CB} =10V; f=1MHz		95		pF
V _F	Diode forward voltage	I _F =3.5A			2.0	V
t _f	Fall time	I _{CP} =3A; I _{B1(end)} =0.8A		0.5	1.0	μs

Silicon NPN Power Transistors

2SD1554

PACKAGE OUTLINE




Fig.2 Outline dimensions (unindicated tolerance:±0.15 mm)